



FIG. I

		sign bit	
		exponent	
		fraction	
70	<b>S</b> 0 0 0 0 0 0 0 0	all zeroes	0 zero
71	<b>S</b> 0 0 0 0 0 0 0 0	all zeroes	1 underflow
72	<b>S</b> 0 0 0 0 0 0 0 0	not all zeroes	denorm
73	<b>S</b> mixed	any	normalized nonzero
74	<b>S</b> 1 1 1 1 1 1 0	all ones	overflow
75	<b>S</b> 1 1 1 1 1 1 1	all zeroes	<b>N</b> <b>O</b> <b>U</b> <b>Z</b> <b>X</b> $\infty$
76	<b>S</b> 1 1 1 1 1 1 1	not all zeroes	<b>N</b> <b>O</b> <b>U</b> <b>Z</b> <b>X</b> <b>NaN</b>
		msb	lsb
		lsb msb	

*FIG. 2*

rem	-00	-OV	-Q	-UN	-0	+0	+UN	+Q	+OV	+00	NaN
-00	(a)	(b)	(c)	(d)	(e)	(e)	(d)	(c)	(b)	(a)	(f)
-OV	(g)	(h)	(i)	(j)	(k)	(k)	(j)	(i)	(h)	(g)	(l)
-P	-P	(m)	(n)	(o)	(p)	(p)	(o)	(n)	(m)	-P	(q)
-UN	-UN	(r)	-UN	(o)	(s)	(s)	(o)	-UN	(r)	-UN	(t)
-0	-0	(m)	-0	(o)	(p)	(p)	(o)	-0	(m)	-0	(q)
+0	+0	(m)	+0	(o)	(p)	(p)	(o)	+0	(m)	+0	(q)
+UN	+UN	(r)	+UN	(o)	(s)	(s)	(o)	+UN	(r)	+UN	(t)
+P	+P	(m)	(n)	(o)	(p)	(p)	(o)	(n)	(m)	+P	(q)
+OV	(g)	(h)	(h)	(i)	(j)	(j)	(i)	(h)	(h)	(g)	(l)
+00	(a)	(b)	(c)	(d)	(e)	(e)	(d)	(c)	(b)	(a)	(f)
NaN	(u)	(v)	(w)	(x)	(w)	(w)	(x)	(w)	(v)	(u)	(y)

### FIG. 3

1	[NaN]	1	0	001 10000 0000 11 00000	[sign(op1) NaN op2 f1   f2]
-10-----	[NaN]	0	*	0 001 01000 0000 11 00000	[sign(op1) NaN op2 f1   f2]
-10-----	[NaN]	0	*	0 001 10000 0000 11 00000	[sign(op1) NaN op2 f1   f2]
-10-----	[NaN]	-1	----	[0M] 001 10000 0000 11 00000	[sign(op1) NaN op2 f1   f2]
-10-----	[NaN]	-----1	1	[Q] 001 10000 0000 11 00000	[sign(op1) NaN op2 f1   f2]
-10-----	[NaN]	-----1	0	[UN] 001 10000 0000 10 00000	[sign(op1) NaN op1 f1   ox]
-10-----	[NaN]	1-----1	0	[0] 001 10000 0000 10 00000	[sign(op1) NaN op1 f1   ox]
-10-----	[NaN]	1-----1	*	[UN] 001 10000 0000 10 00000	[sign(op1) NaN op1 f1   ux]
-10-----	[NaN]	1-----1	*	[0] 001 10000 0000 10 00000	[sign(op1) NaN op1 f1   ux]
-11-----	[Inf]	--10-----	[NaN]	- * 0 001 01000 0000 11 00000	[sign(op1) NaN op2 f1   f2]
-11-----	[Inf]	--11-----	[Inf]	- * 0 001 00001 0100 11 10000	[sign(op1) "Inf rem" f1   f2   n]
-11-----	[Inf]	-1-----1	[OV]	- * 0 001 00001 0111 10 11001	[sign(op1) "Inf rem OV" f1   nox]
-11-----	[Inf]	-----1	[Q]	- * 0 001 00001 0100 10 10000	[sign(op1) "Inf rem" f1   n]
-11-----	[Inf]	-----1	[UN]	- * 0 001 00001 0110 10 10101	[sign(op1) "Inf rem UN" f1   nux]
-11-----	[Inf]	1-----1	[0]	- * 0 001 00001 0101 10 10000	[sign(op1) "Inf rem 0" f1   n]
-11-----	[Inf]	--10-----	[NaN]	- * 0 001 01000 0000 01 01001	[sign(op1) NaN op2 f2   ox]
-11-----	[Inf]	--11-----	[Inf]	- * 0 001 10000 0000 10 00000	[sign(op1) expt(op1) op1 f1]
-11-----	[Inf]	-1-----1	[OV]	- * 0 001 00001 1011 00 11001	[sign(op1) "OV rem OV" nox]
-11-----	[Inf]	-----1	[Q]	- * 0 001 00001 1000 00 11001	[sign(op1) "OV rem" nox]
-11-----	[Inf]	1-----1	[UN]	- * 0 001 00001 1010 00 11101	[sign(op1) "OV rem UN" noux]
-11-----	[Inf]	1-----1	[0]	- * 0 001 00001 1001 00 11001	[sign(op1) "OV rem 0" noux]
-1-----1	[OV]	--10-----	[NaN]	- * 0 001 01000 0000 01 01001	[sign(op1) NaN op2 f2]
-1-----1	[OV]	--11-----	[Inf]	- * 0 001 10000 0000 10 00000	[sign(op1) expt(op1) op1 f1]
-1-----1	[OV]	-1-----1	[OV]	- * 0 001 00001 0011 00 11001	[sign(op1) "rem OV" nox]
-1-----1	[OV]	-----1	[Q]	- * 1 000 00000 0000 00 00000	[sign(op1) IEEE 754 remainder]
-1-----1	[OV]	1-----1	[UN]	- * 0 001 00001 0010 00 10101	[sign(op1) "rem UN" noux]
-1-----1	[OV]	1-----1	[0]	- * 0 001 00001 0001 00 10000	[sign(op1) "rem 0" noux]
-1-----1	[P]	--10-----	[NaN]	- * 0 001 01000 0000 01 00000	[sign(op1) NaN op2 f2]
-1-----1	[P]	--11-----	[Inf]	- * 0 001 10000 0000 10 00000	[sign(op1) expt(op1) op1 f1]
-1-----1	[P]	-1-----1	[OV]	- * 0 001 00001 0011 00 11101	[sign(op1) "rem OV" noux]
-1-----1	[P]	-----1	[Q]	- * 1 000 00000 0000 00 00000	[sign(op1) IEEE 754 remainder]
-1-----1	[P]	1-----1	[UN]	- * 0 001 00001 0010 00 10101	[sign(op1) "rem UN" noux]
-1-----1	[P]	1-----1	[0]	- * 0 001 00001 0001 00 10000	[sign(op1) "rem 0" noux]
1-----1	[UN]	--10-----	[NaN]	- * 0 001 01000 0000 01 00101	[sign(op1) NaN op2 f2   ux]
1-----1	[UN]	--11-----	[Inf]	- * 0 010 00100 0000 00 00001	[sign(op1) UN]
1-----1	[UN]	-1-----1	[OV]	- * 0 001 00001 0011 00 11101	[sign(op1) "rem OV" noux]
1-----1	[UN]	-----1	[Q]	- * 0 010 00010 0000 00 00001	[sign(op1) UN]
1-----1	[UN]	1-----1	[UN]	- * 0 001 00001 0010 00 10101	[sign(op1) "rem UN" noux]
1-----1	[UN]	1-----1	[0]	- * 0 001 00001 0001 00 10101	[sign(op1) "rem 0" noux]
1-----1	[0]	--10-----	[NaN]	- * 0 001 01000 0000 01 00000	[sign(op1) NaN op2 f2]
1-----1	[0]	--11-----	[Inf]	- * 0 010 00100 0000 00 00000	[sign(op1) 0]
1-----1	[0]	-1-----1	[OV]	- * 0 001 00001 0011 00 11001	[sign(op1) "rem OV" nox]
1-----1	[0]	-----1	[Q]	- * 0 010 00010 0000 00 00000	[sign(op1) 0]
1-----1	[0]	1-----1	[UN]	- * 0 001 00001 0010 00 10101	[sign(op1) "rem UN" noux]
1-----1	[0]	1-----1	[0]	- * 0 001 00001 0001 00 10000	[sign(op1) "rem 0" n]

**FIG. 4**